Skip to main page content
U.S. flag

An official website of the United States government

Dot gov

The .gov means it’s official.
Federal government websites often end in .gov or .mil. Before sharing sensitive information, make sure you’re on a federal government site.

Https

The site is secure.
The https:// ensures that you are connecting to the official website and that any information you provide is encrypted and transmitted securely.

Access keys NCBI Homepage MyNCBI Homepage Main Content Main Navigation

Search Page

Filters

My NCBI Filters

Results by year

Table representation of search results timeline featuring number of search results per year.

Year Number of Results
2007 1
2017 1
2021 1
2023 1
2024 0

Text availability

Article attribute

Article type

Publication date

Search Results

4 results

Results by year

Filters applied: . Clear all
Page 1
Study on Cross-Coupled-Based Sensing Circuits for Nonvolatile Flip-Flops Operating in Near/Subthreshold Voltage Region.
Na T. Na T. Micromachines (Basel). 2021 Sep 29;12(10):1177. doi: 10.3390/mi12101177. Micromachines (Basel). 2021. PMID: 34683228 Free PMC article.
However, complex designs using switches are ineffective for offset cancelation in the near/subthreshold voltage region because switches become critical contributors to the offset voltage. To address this problem, this paper proposes a novel cross-coupled NMOS-based …
However, complex designs using switches are ineffective for offset cancelation in the near/subthreshold voltage region because switches beco …
SEU Hardened D Flip-Flop Design with Low Area Overhead.
Yin C, Zhou Y, Liu H, Xiang Q. Yin C, et al. Micromachines (Basel). 2023 Sep 27;14(10):1836. doi: 10.3390/mi14101836. Micromachines (Basel). 2023. PMID: 37893273 Free PMC article.
D flip-flop (DFF) is the basic unit of sequential logic in digital circuits. However, because of an internal cross-coupled inverter pair, it can easily appear as a single event upset (SEU) when hit by high-energy particles, resulting in the error in th …
D flip-flop (DFF) is the basic unit of sequential logic in digital circuits. However, because of an internal cross-c …
Design and implementation of dynamic logic gates and R-S flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit.
Venkatesh PR, Venkatesan A, Lakshmanan M. Venkatesh PR, et al. Chaos. 2017 Mar;27(3):033105. doi: 10.1063/1.4977977. Chaos. 2017. PMID: 28364764
As a result, a single QPDMLC system yields either AND as well as NAND or OR as well as NOR gates simultaneously. Then, we combine the corresponding two QPDMLC systems in a cross-coupled way and report that its dynamics mimics that of fundamental R-S flip-f …
As a result, a single QPDMLC system yields either AND as well as NAND or OR as well as NOR gates simultaneously. Then, we combine the corres …
All-optical flip-flop based on vertical cavity semiconductor optical amplifiers.
Song D, Gauss V, Zhang H, Gross M, Wen P, Esener S. Song D, et al. Opt Lett. 2007 Oct 15;32(20):2969-71. doi: 10.1364/ol.32.002969. Opt Lett. 2007. PMID: 17938669
We report the operation of an all-optical set-reset (SR) flip-flop based on vertical cavity semiconductor optical amplifiers (VCSOAs). ...The flip-flop is composed of two cross-coupled electrically pumped VCSOA inverters and uses the prin …
We report the operation of an all-optical set-reset (SR) flip-flop based on vertical cavity semiconductor optical amplifiers ( …